- 日志
- 相册
- 记录
- 好友
- 听众
- 收听
- 微元
-
- 在线时间
- 小时
- 阅读权限
- 50
- 注册时间
- 2012-4-6
- 最后登录
- 1970-1-1
|
发表于
2012-5-30 14:32:59
|
显示全部楼层
MOSIS has compiled the following chart comparing various features to help you better select which IBM process is most appropriate to your application.
In addition to these processes MOSIS also offers IBM processes in the following runs. These processes support ITAR Regulated designs.
IBM SiGe BiCMOS Processes
Feature Size Process Name CMOS Vdd [V] SiGeFt[GHz] | BVceo(1) Description
High Performace High Breakdown
0.13ɥm 8HP 1.2, 2.5 200 | 1.77 57 | 3.55 5th generation SiGe technology for advanced RADAR and mmWave applications.
0.18ɥm 7WL 1.8, 2.5, 3.3 60 | 3.3 29 | 6.0 Reduced performance, yet most cost effective SiGe technology offered.
0.35ɥm 5PAe 3.3, 5.0 35 | 5.5 25 | 7.5 Intended for power amplifier applications, this process features Through Wafer Vias (Through Silicon Vias (TSV).
A process comparison including Ft and Fmax can be found at the IBM BiCMOS Key Technology Specifications page.
(1) BVceo is not a voltage limit for biasing unless the NPN is operating under a forced Ib condition. Vce greater than BVceo is allowed for other bias configurations, lower base impedance leading to higher voltage limits.
http://www.mosis.com/vendors/view/ibm/processes_mpw |
|